Skip to main content

IAR Embedded Workbench for Arm 9.70.x

<< Logical shift left

In this section:
Precedence

4

Description

<< or the synonym :SHL: shifts the left operand, which is always treated as unsigned, to the left. The number of bits to shift is specified by the right operand, interpreted as an integer value between 0 and 32.

Note

The precedence of :SHL: is 2.5.

Example
00011100B << 3 –> 11100000B
00000111111111111B << 5 –> 11111111111100000B
14 << 1 –> 28