The IAR Assembler for RISC-V supports the syntax for assembler instructions as described in the assembly documentation for the RISC-V ISA.

It complies with the requirement of the RISC-V architecture on word alignment. Any instructions in a code section placed on an incorrectly aligned address results in an error.