Description

An integer that identifies the chip core in use. The value reflects the setting of the ‑‑core option and is defined to 1 for the RXv1 architecture, 2 for the RXv2 architecture, or 3 for the RXv3 architecture.