Skip to main content

IAR Debug Probes

Designing target boards for trace

In this section:

Because trace port signals might have very fast rise and fall times—regardless of the trace frequency—it is important that the target PCB is designed properly so it does not distort the trace signals before they get to the connector.

For best results, it is recommended that the trace signals be simulated for signal integrity on a routed PCB by HyperLinx (or similar signal integrity SW).

Such SI tools will take into consideration the output impedance and rise and fall times of the MCU trace port lines, the length, geometry, and impedance of the PCB traces, the geometry of the layer stack as well as the dielectric properties of the PCB materials to give a simulated graph of the resulting waveform at the trace connector or any other place along the path.

If the resulting waveform is distorted, most simulation tools will help to determine the optimal series termination resistor for each trace line.

Important

All trace data lines and trace clocks must have a series resistor placed near the MCU source pin. The resistor value will be determined by the simulation tools or can be found experimentally by examining the live signal with an oscilloscope at the trace connector.